



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : <b>G06F 15/167</b>		(11) International Publication Number: <b>WO 96/29656</b>
A1		(43) International Publication Date: 26 September 1996 (26.09.96)
(21) International Application Number: PCT/CA96/00172		(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 20 March 1996 (20.03.96)		
(30) Priority Data: 9505724.6 21 March 1995 (21.03.95) GB		
(71) Applicant (for all designated States except US): NEWBRIDGE NETWORKS CORPORATION [CA/CA]; 600 March Road, P.O. Box 13600, Kanata, Ontario K2K 2E6 (CA).		
(72) Inventors; and (75) Inventors/Applicants (for US only): WIRTH, Brian [CA/CA]; 1125 Bedbrooke Street, Ottawa, Ontario K2C 2R9 (CA). DUXBURY, Tom [CA/CA]; 530 Berry Side Road, Dunrobin, Ontario K0A 1T0 (CA). COOMBER, Dave [CA/CA]; 35 Horner Drive, Nepean, Ontario K2H 5E8 (CA). GOBUYAN, Jerome [CA/CA]; 31 Meadowbreeze Drive, Kanata, Ontario K2M 2L6 (CA).		
(74) Agent: MITCHELL, Richard, J.; Marks & Clerk, P.O. Box 957, Station B, Ottawa, Ontario K1P 5S7 (CA).		


Published

With international search report.

(54) Title: INTERPROCESSOR COMMUNICATIONS SYSTEM

## (57) Abstract

A multiprocessor system comprises a plurality of processors attached to a common bus. A communication logic unit independent from said bus provides interprocessor communication. Interrupts triggered by the occurrence of events signal the events via the logic unit. The source and priority of the events are identified.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

## INTERPROCESSOR COMMUNICATIONS SYSTEM

This invention relates to an interprocessor communications system.

Multiprocessors require a method of communication with each other. This is essentially the ability to signal the occurrence of events between processors. Furthermore, a method of signaling several types of events must be provided.

Traditionally, this interprocessor communication has been done using flags located in memory shared by all processors in the system. A processor must then poll the flags in order to determine if there is a message or event from another processor. This leads to a bottleneck in the shared memory as well as latencies associated with the length of the polling interval, especially if several flags must be checked each time.

An object of the invention is to alleviate this problem.

According to the present invention, there is provided a multiprocessor system comprising a communications logic unit for connecting a group of processors, which provides a mechanism for signaling the occurrence of events between processors. Means are provided for generating interrupts triggered by the occurrence of events, and for identifying the source and priority of the events.

This communications logic unit may directly accessible by each processor on its local bus, thereby eliminating the shared memory bottleneck.

Once a processor has been signaled that an event has occurred, that processor will then retrieve the full event description from shared memory. Accesses to shared memory for the purposes of interprocessor communication are

therefore limited to storage and retrieval of event descriptions. Polling for events in shared memory is eliminated.

The invention will now be described in more detail, by way of example only, with reference to the accompanying drawings, in which:-

Figure 1 is a block diagram of a multiprocessor system; and

Figure 2 shows the channel connections between the different processors in the multiprocessor system.

Referring to Figure 1, the multiprocessor system accordance to the invention is arranged on a card comprising three processors 1, 2, and 3. The processors 1, 2, 3 are connected to a main bus 5 through buffers 4. The main bus 5 is connected to shared memory 11. The processors 1, 2, 3 are also connected directly to the interprocessor communication logic 6, which is implemented in a field programmable gate array (FPGA).

Referring now to Figure 2, the interprocessor communication logic 6 comprises attention control registers 7, attention status registers 8, and attention mask registers 9. The latter are output to OR gates 10, which generate the attention interrupts for the respective processors 1, 2, 3. Figure 2 shows the arrangement of channels A, B, C, D between the registers of the different processors 1, 2, 3.

The attention status register 8 of one processor, for example processor 2, is used to set the 'Attention' bit in the Attention Status Register 8 of another (target) processor, for example processor 3. There are four bits A, B, C, D between any two processors in subregisters 7a, 7b.

- 3 -

These are cross connected to associated subregisters 8a,8b identified with originating processor.

Each one of the bits in the subregisters is used to indicate that one of four possible events has occurred. The initiating processor records the details of the event in shared memory and then sets the appropriate attention request bit for the target processor. Reading this register yields the current state of the attention bits that is seen by the target processors. Typically, if an initiating processor reads this as a '1', it means that the target processor has yet to complete servicing of the last event; however the bit may be set again if desired. These registers are read/write. Writing a '1' to any bit will set the bit, writing a '0' to any bit has no effect. The bit fields appear differently for each processor, and are shown below:

#### Attention Request Registers

Processor 1	Proc 2 Attn D	Proc 2 Attn C	Proc 2 Attn B	Proc 2 Attn A	Proc 3 Attn D	Proc 3 Attn C	Proc 3 Attn B	Proc 3 Attn A
Processor 2	Proc 1 Attn D	Proc 1 Attn C	Proc 1 Attn B	Proc 1 Attn A	Proc 3 Attn D	Proc 3 Attn C	Proc 3 Attn B	Proc 3 Attn A
Processor 2	Proc 1 Attn D	Proc 1 Attn C	Proc 1 Attn B	Proc 1 Attn A	Proc 2 Attn D	Proc 2 Attn C	Proc 2 Attn B	Proc 2 Attn A

The attention status register 7 is a read/write register, and reflects the raw (i.e. unmasked) 'Attention' request bits from each other processor. When a bit is set in this register, another processor has requested its associated processor's attention for an event that has occurred. The details of the event may then be read from shared memory by the target processor. Writing a '1' to any bit in this register will clear the bit in this register as well as the corresponding bit in the initiating processor's Attention Request Register 7. This indicates that the target processor has completed processing the event. The bit fields

appear differently for each processor, and are the same as the Attention Request Register above.

The Attention Mask Register 9 provides an Attention interrupt mask, which when set to a '1', will enable interrupts from the corresponding source processor. The interrupt mask registers are read/writeable. When the Attention bit is set in the Status register, and the corresponding interrupt mask bit is set, an interrupt is generated. The mask register is cleared at Reset, disabling all interrupts. The bit fields appear differently for each processor, and are the same as the Attention Request Register above.

## Claims:

1. A multiprocessor system comprising a plurality of processors attached to a common bus, characterized in that a communication logic unit independent said bus provides interprocessor communication.
2. A multiprocessor system as claimed in claim 1, characterized in that it further comprises means for signaling the occurrence of events between said processors over said communications network, means for generating interrupts triggered by the occurrence of events, and means for identifying the source and priority of events.
3. A multiprocessor system as claimed in claim 1, characterized in that said processors have direct access to said communication logic unit without the need to compete for access to shared memory.
4. A multiprocessor system as claimed in claim 2, characterized in that said communication logic unit is implemented as a field programmable gate array.
5. A multiprocessor system as claimed in claim 3, characterized in that for each processor there is provided an attention request register and an attention status register, the attention request registers communicating directly with the attention status registers of other processors.
6. A multiprocessor system as claimed in claim 5, characterized in that said status registers each contain subregisters connected to the respective attention request registers of the other processors.
7. A multiprocessor system as claimed in claim 5, characterized in that said attention request registers each contain subregisters connected to corresponding subregisters in the status request registers.


8. A multiprocessor system as claimed in claim 7, characterized in that each attention status register is connected to an attention mask register generating an attention interrupt for the associated processor.

9. A multiprocessor system as claimed in claim 1, characterized in that the communications logic unit is directly connected to each processor via its local bus.

10. A multiprocessor system as claimed in claim 8, characterized in that the attention status registers are connected to the processors through respective OR gates.



1/2

**FIG.1**

2/2




FIG.2

# INTERNATIONAL SEARCH REPORT

Inter- national Application No  
PC1/CA 96/00172

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 6 G06F15/167

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y A	EP,A,0 376 003 (IBM) 4 July 1990 see the whole document	1-3 4 5-10
Y	--- IEE PROCEEDINGS E (COMPUTERS AND DIGITAL TECHNIQUES), JULY 1983, UK, vol. 130, no. 4, ISSN 0143-7062, pages 116-124, XP002006132 DAGLESS E L ET AL: "Shared memories in the CYBA-M multimicroprocessor"	4
A	see page 119, right-hand column, line 45 - page 122, right-hand column, line 20; figures 1,6-10 --- -/--	1-3,5-10

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*A\* document member of the same patent family

Date of the actual completion of the international search

19 June 1996

Date of mailing of the international search report

05.07.96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax (+31-70) 340-3016

Authorized officer

Schenkels, P

# INTERNATIONAL SEARCH REPORT

Intern al Application No

PCT/CA 96/00172

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	COMPUTER DESIGN, FEB. 1980, USA, vol. 19, no. 2, ISSN 0010-4566, pages 30, 32-34, XP002006133 GABLE M G: "Communications in distributed systems. I. Interfacing techniques" see page 30, right-hand column, line 17 - page 33, line 18; figure 2 ---	1
A	EP,A,0 350 911 (MODULAR COMPUTER SYST) 17 January 1990 see the whole document ---	1-10
A	EP,A,0 201 020 (HONEYWELL INF SYSTEMS) 17 December 1986 see abstract -----	1-10

**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International Application No

PCT/CA 96/00172

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A-0376003	04-07-90	JP-A- 2213976 JP-B- 7095318 US-A- 5210828	27-08-90 11-10-95 11-05-93
EP-A-0350911	17-01-90	NONE	
EP-A-0201020	12-11-86	CA-A- 1254663 DE-A- 3687426 JP-A- 61286961 US-A- 4862354	23-05-89 18-02-93 17-12-86 29-08-89

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**